-
Co-Designing Cache and TLB Management for High-Performance Instruction Prefetching
An architectural deep-dive into the IP-CaT framework published at ISCA 2026, addressing the translation and pollution bottlenecks of instruction streams.
-
The Early Shape of a Long Project
A personal journey into rethinking CPU front-ends — and why I think it's time to look beyond instructions.
